PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2000214236 A

(43) Date of publication of application: 04.08.00

(51) Int. CI

G01R 31/3183 G06F 11/22

(21) Application number: 2000012198

(22) Date of filing: 20.01.00

(30) Priority:

20.01.99 US 99 116588

03.09.99 US 99 389590 (71) Applicant:

NEC CORP

(72) Inventor:

SURIMATTO T CHAKURADAA

BOMMU SURENDRA K KIRAN B DORESUWAMII

(54) VECTOR SET GENERATION METHOD, TESTING SYSTEM, AND RECORDING MEDIUM FOR STORING TEST PROGRAM

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a method for generating a vector set that is used for testing a sequential circuit.

SOLUTION: The method is used to select a plurality of fault models. Each fault list is identified for each of a plurality of fault models. Each vector set is identified for each of the fault lists. Each allowed limit value is selected for each of the fault lists, thus enabling each fault model to have each related fault list, related vector set, and related allowable limit value. Each of the above vector sets is compressed so that an already compressed vector set identifies all faults in the related failure set or the decrease in the fault list coverage stays within the range of the related allowable limit value. Also, by connecting all

compressed vector sets, one vector set is prepared.

COPYRIGHT: (C)2000,JPO

